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Abstract- This paper presents an impedance-matching network 
design with numerical modeling of the parasitic effects. A 
modeling tool CEMPIE (a Circuit Extraction approach based on 
a Mixed Potential Integral Equation formulation) is used to 
model the hoard-level parasitics of surface mount technology 
(SMT) resistors for impedance-matching networks. A 3-layer 
design of impedance-matching network with 0402 SMT resistors 
is implemented according to the modeling results. And its 
performance is demonstrated. 
K ~ Y W O ~ ~ P C E M P I E ;  PEEC; impedance-marching nehuork; 
parasitics: 
I. INTRODUCTION 
On-board impedancematching @ad-matching) networks 
can lose broadband frequency band behavior due to parasitic 
elements associated with surface mount technology (SMT) 
resistors, signal traces, mounting pads, and so on. Full-wave 
modeling of printed circuit board (PCB) layouts can provide 
insight in understanding the effects of these parasitics and aid 
the layout and the routing in achieving improved performance. 
In this paper, 75 - 50 Ohm impedance-matching networks 
designed with 0402 or 0201 package size SMT resistors were 
simulated using a full-wave modeling tool CEMPIE (a Circuit 
Extraction approach based on a Mixed Potential Integral 
Equation formulation) [l]. Through the analysis of the 
parasitics on the PCB, the impedance-matching network using 
0201 parts provided better broadband characteristics than the 
networks that used 0402 parts. Using the insight from the 
study of the parasitics associated with 0201 SMT resistors, an 
improved design of the impedance-matching network with 
0402 SMT resistors was achieved, which provided a broadband 
performance that is similar to that of the matching network 
with 0201 SMT resistors. 
11. CEWIEMETHOD 
CEMPIE is a circuit extraction and full-wave simulation 
tool [l-51, based on the mixed-potential integral equation 
@PIE) in conjunction with a quasi-static approximation, 
which can be seen as an extension of the PEEC (Partial 
Element Equivalent Circuit) [6] method to general multilayer 
Jun Fan, James L. Knighten, Norman W. Smith, 
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dielectric media Through extensive applications [l-SI, the tool 
has proved to be numerically robust. 
Assuming the ground planes and dielectric layers to be 
intimite and enforcing the boundary conditions on the perfect 
electric surfaces S of the P a ,  as shown in Fig. 1, the 




where CA is the dyadic Green’s function for the magnetic 
vector potential in a shatified medium, which traditionally 
takes the form [7] 
- 
G~ =( ja ,+gj )G&+~&ii+~;@+~&ii ,  (2) 
and $ is the electric scalar potential. 
Figure 1. FCB configuration. 
After representing the horizontal planes with triangular 
elements while the vertical surfaces of discontinuities with 
rectangular patches, initially the current density is 
approximated with a superpasition of continuous normaVlinear 
tangent (cN/LT) “rooftop” basis functions B.(u,v) [8] ,  usually 
referred to a bo-Wilton-Glisson (RWG) functions, then the 
Galerkin {It’s controversial whether it shall be called 
Galerkm’s approach because of the mixed basis 
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functions.)weighted-residual method is applied [SI, resulting in 
the matrix equation 
j&l[il-[A161= [ol. (3 ) 
where [i] and [(PI are the branch current and the node scalar- 
potential vector, respectively, [L] is the asymmetric inductance 
matrix, and [A] is the connectivity matrix between branches 
(edges) and nodes (cells). Relating the induced currents to the 
charges, which are approximated as piecewise constant over 
each patch, through the continuity equation, a second matrix 
equation is readily obtained as 
- jw[C]=[A]T[i]+[Ikp], (4) 
where pmpl is the vector of the excitations which are treated as 
impressed currents sources and [Cl is the asymmetric 
capacitance matrix obtained fiom the electric potential Green's 
functions GO. Combining (3) and (4) it is established the final 
system matrix [4] 
which describes the overall distributed electromagnetic 
behavior of the structure through branch m t s  and nodal 
voltages of a passive lumped network. m e  last step of the 
procedure consists in obtaining the equivalent representation, 
based on only node potentials, 
where [Y]=[Ap[jwL]"[A]+ jw(C] is the symmetric 
admittance matrix, computed fiom (5)  by back-substituting for 
the uolmown current vector. If originally [3,4] a {R,L,C) 
equivalent circuit was extracted h m  the Iy] matrix and 
exported directly into the commercial SPICE to simulate the 
PCB shucture up to several g i g a h a  subsequently [1,2,5] the 
admittance matrix has been transferred to an iterative equation 
solver after that external lumped circuit elements as well as 
somes had been inserted into it [SI. This method provides a 
more efficient computation of the few variables of interest, i.e. 
the scamring parameters and the input impedauce. 
In. DESIGN OF AN IMF'EDANCE-h4ATCHING NETWORK 
An impedancematching network with two SMT resistors 
was used for matching 50 Ohm microstrip traces and 75 Ohm 
microstrip haces. The geometries with 0201 SMT resistors and 
0402 Sh4T resistors are shown in Fig. 2(a) and 2@), 
respectively. The substrate of the board is FR4, which has a 
relative permittivity of 4.0 and loss tangent of 0.02. The 
thickness of the hoard is 4.5 mils. The reflection loss (SI) 
60m both 50 Ohm and 75 Ohm ends of the impdance 
matching network, and the insertion loss (g), were simulated 
using CEMF'E. The results are plotted in Fig. 3 and Fig. 4. 
Due to the larger board-level parasitics, the reflection loss of 
the 0402 matching network is approximately 10 dB worse than 
that of the 0201 matching network in the frequency range 60m 
500 MHZ to 5 GHz. The insertion loss of the 0402 matching 
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Figure 2. (a) 0201 impcdancbmatching network. @) 0402 impcdana- 
matching network. (c) 3-byer 0402 hpcd.acsmatebmg network 
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both impedance-matching networks, the differences in 
performance can be attributed to the discontinuities between 
the traces and the pads. 
Since 0402 resistors were preferred because of board 
assembly considerations, a new improved 0402 design was 
proposed as shown in Fig. 2(c). A threelayer structure was 
used to decrease the discontinuities between the microstrip 
traces and the pads of the 0402 SMT resistors to mimic the 
geometry of 0201 matching network, with respect to the widtb 
discontinuity between trace and pad. The stackup was designed 
such that signal layer was on the top, and second layer was a 
reference plane for the 50 Ohm traces. The reference plane for 
the 75 Ohm h a w s  was on layer 3, with the copper underneath 
the traces on layer 2 CompIetely removed. The thickness 
between layers 1 and 3 was 18.5 m i l s ,  while the one between 
layers I and 2 was 11.5 mils. Under such design, the trace 
widths were widened. Fig. 3 and 4 show the simulation results 
modeled by CEMPIE. The return loss of the new 0402 
marching network is improved and iw comparable 
performance with 0201 matching network The differences are 
less than 3dB in the lkpency  range h o r n  100 MHZ to 5 GHz 
Rctlosdm, Lor3 
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Figun 4. Modeled insettion loss. 
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A "through" slruchm comprised of the improved 0402 
impedance-matching network (75-50 Ohm), a sholt 75 Ohm 
trace, and the same impedance-matchmg network but in reverse 
direction, was implemented and measured. Fig. 5 and 6 show 
the comparison of the measured reflection loss and insertion 
loss of the through sbuchue comprised of the improved 
impedance-matching networks and coaxial matching networks. 
Figure 6.  Mcasurcd insertion loss. 
The coaxial impedance matching network was built around a 
P a s t e d  Enterprises Ty~e N coaxial impedance matching pad 
cascaded an the 50 Ohm side with a short cable assembly 
comprising a short 50 Ohm coax terminated with a male type N 
500hm connector on one end and an SMA connector on the 
pother end. On the 75 Ohm side, the cable assembly comprised 
a short 75 Ohm coax terminated with a mail 75 Ohm type N 
connector on one end and an SMA connector on the other end., 
Authorized licensed use limited to: IEEE Xplore. Downloaded on January 22, 2009 at 11:01 from IEEE Xplore.  Restrictions apply.
The implemented impedancematchi network shows smaller 
reflection loss, better insertion loss and a Eu superior match 
over all. The reflection loss of the 0402 Sh4T network is as 
much as IO dF3 lower than the coaxial structure at frequencies 
as high as 3 GHz and alternates between somewhat lower and 
in m w  band regions between 3 aad 6 GHz. The insertion 
loss is superior across the spectrum by as much as 4 dB or 
more. 
W. CONCLUSIONS 
An impedance matching network on a printed circuit board 
fabricated with 0402 SMT resistors was designed with the 
assistance of CEMPE modeling in order to facilitate 
accounting for trace and package parasitics. By miaimidng the 
discontinuities of microstrip traces and pads of resistors, the 
impedance-matching network using 0402 SMT resistors 
achieved a performance similar to that of the lower package 
parasitic 0201 Sh4T resistor-matching network In this case, 
reflection losses for the 0402 SMT network were witbin 3 dB 
of the 0201 network over the frequency range of 100 MHZ to 5 
GHz. The insertion loss of the 0402 network was witbin a dB 
of the 0201 network, even at the highest frequency. ’Ihis 
compared to a more conventional design with 0402 SMT 
resistors that produced reflection losses that were 
approximately IO dB worse than the 0201 network. In short, 
SMT pad parasitics can be very important in impedance 
control, especially m the multi-gigaHertz repime. 
Discontinuities, such as between trace and pad, can be very 
important in impedance control, especially in the multi- 
gig&- regime. Modeling tools can be very helpful in 
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